A Model for Interlevel Coupling Noise in Multilevel Interconnect Structures

نویسنده

  • Martin Saint-Laurent
چکیده

In multilevel interconnect structures, the interconnect layers are practically always perpendicular to each other. Because of the capacitive coupling between adjacent layers, the switching activity in one layer produces noise in the other. This paper analyses the interlevel coupling noise present at the far end of a victim line when a large number of perpendicular attackers are randomly switching. Each attacker is modeled as a Markov chain and the victim is modeled as an RLC transmission line. The result is a novel closed-form expression for the power spectral density of the interlevel coupling noise. Introduction Interconnect noise has traditionally been and continues to be a significant issue for the design of high-performance microprocessors. Typically, it is addressed by determining the worst possible capacitive coupling noise that can be induced on a victim line by its parallel neighbors. In [1], the worstcase noise is simulated using an RC transmission line model that includes the timing of the attackers. In [2], inductance is taken into account and an expression for the peak crosstalk voltage between interconnects on the same layer is derived. In both cases, the conductors in layers adjacent to the victim’s layer are assumed quiet. Each adjacent layer is treated as a virtual ground plane. The problem with assuming that all interconnects perpendicular to the victim are quiet is that it underestimates the noise. Conversely, it is extremely pessimistic to assume that all conductors in the adjacent layers are simultaneously switching in the same direction. A better way to represent the interlevel coupling noise is to consider that the individual conductors in the adjacent layers are switching independently. A realistic noise model is sometimes very desirable, in particular for the design of clock distribution networks or the performance analysis of integrated antennas [5]. This paper analyses the interlevel coupling noise present at the far end of the victim line shown in Fig. 1 when a large number of perpendicular attackers are randomly switching. Each attacker is modeled as a Markov chain and the victim is modeled as an RLC transmission line. A closed-form expression for the power spectral density of the noise is derived for the first time. Finally, the noise characteristics are discussed for a typical 130-nm interconnect structure. Interlevel Coupling Noise Modeling The effect of a particular attacker on the noise at the far end of the victim is modeled as shown in Fig. 2. The capacitance between the attacker and the victim is CA. The source resistance RS represents the effective resistance of the circuit driving the victim and CT is the load capacitance that terminates it. The unit-length resistance, inductance, and capacitance of the victim line are r, l, and c. The length of the victim line is L and p is the position of the attacker. The pitch of each attacker (i.e. its width and space) is λ. The victim line is modeled as a linear system with multiple inputs (one per attacker) and one output. The power spectral density of the noise at V2 is obtained in three steps. First, the power spectral density of an individual attacker switching randomly at V0 is analyzed. Then, its transfer function H between V0 and V2 is derived. Since the system has multiple inputs, each attacker has its own transfer function. Given the power spectral density of the attacker at V0 and the transfer function corresponding to its position, its Metal (M 1) Metal M Metal (M + 1) Fig. 1: Multilevel interconnect structure.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Comprehensive Evaluation of Crosstalk and Delay Profiles in VLSI Interconnect Structures with Partially Coupled Lines

In this paper, we present a methodology to explore and evaluate the crosstalk noise and the profile of its variations, and the delay of interconnects through investigation of two groups of interconnect structures in nano scale VLSI circuits. The interconnect structures in the first group are considered to be partially coupled identical lines. In this case, by choosing proper values for differen...

متن کامل

Back End of Line

Implementation of air-gaps in the trench dielectric levels has been demonstrated as a potential effective solution to further reduction of the capacitance coupling in the Cu/low-k interconnects.[1-4] In this paper, the critical issue of mechanical stability in such air-gap interconnect structures during thermal processing and under chip packaging interaction (CPI) is investigated using 3D multi...

متن کامل

Some Practical Issues of Curvature and Thermal Stress in Realistic Multilevel Metal Interconnect Structures

This paper presents the results of a systematic study of curvature and stress evolution during thermal loading in singleand multilevel interconnect line structures which have been deposited on a much thicker substrate. Effects of line aspect ratio, passivation geometry, and metal density within a metalization level on thermal stress evolution in the lines are addressed. The current analytical s...

متن کامل

Multi-aggressor capacitive and inductive coupling noise modeling and mitigation

Crosstalk noise in on-chip interconnect plays a major role in the performance of modern integrated circuits. Multi-aggressor capacitive and inductive coupling complicates both the modeling and mitigation of the noise. A novel method to model and analyze noise in RLC multi-line structures is proposed in this paper, exhibiting an error of up to 9% as compared to SPICE. This method is physically i...

متن کامل

Evaluation Procedures for Wafer Bonding and Thinning of Interconnect Test Structures for 3D ICs

Electrical and mechanical impacts of wafer bonding and thinning processes required for threedimensional (3D) IC fabrication have been evaluated with interconnect structures. In addition to the bonding and thinning required for a two-level 3D IC stack, an additional bonding and thinning process is used along with dielectric glue ashing to expose the previously tested interconnect structures. Thi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEEE Trans. on CAD of Integrated Circuits and Systems

دوره 26  شماره 

صفحات  -

تاریخ انتشار 2007